Augmentation of Existing 8-inch CMOS Wafer Fab-line of Semi-Conductor Laboratory (SCL) | Ministry of Electronics and Information Technology, Government of India

JavaScript must be enabled in order for you to use the Site in standard view. To use standard view, enable JavaScript by changing your browser options.

Current Size: 100%

हिन्दी

Left Navigation

Augmentation of Existing 8-inch CMOS Wafer Fab-line of Semi-Conductor Laboratory (SCL)

Tender Notice No. SCL/PT/240 dated 01.02.2023149.61 KB
Tender No.: SCL/PurUnit-2/SC202200026101 dated 01-02-2023204.2 KB
Request for Proposal (RFP) -Technical Part2.2 MB
Technical Compliance to Clauses of RFP14 KB

Tender Category:

MeitY